

FIG. 1(A)




FIG. 1(B)




FIG. 1(C)




FIG. 1(D)




FIG. 2(A)

MASK LAYER REMOVING STEP/LASER ACTIVATING STEP/FORMING STEP OF GATE INSULATING FILM




FIG. 2(B)

FORMING STEP OF FIRST CONDUCTIVE LAYER




FIG. 2(C)

FORMING STEP OF GATE ELECTRODE




FIG. 2(D)




FIG. 3(A)




FIG. 3(B)




FIG. 3(C)




FIG. 3(D)

FORMING STEP OF SECOND CONDUCTIVE LAYER




FIG. 4(A)

FORMING STEP OF GATE WIRING




FIG. 4(B)

FORMING STEP OF INTERLAYER INSULATING FILM / FORMING STEP OF CONTACT HOLE / FORMING STEP OF WIRING / FORMING STEP OF PASSIVATION FILM




FIG. 4(C)

[illegible]

FIG. 5

FIG. 6(A)




FIG. 6(B)




FIG. 6(C)




FIG. 7(A)




FIG. 7(B)




FIG. 7(C)




FIG. 8(A)




FIG. 8(B)




FIG. 8(C)




FIG. 9(A)




FIG. 9(B)





FIG. 9(C)






FIG. 10




FIG. 11




FIG. 12

- 101 : SUBSTRATE
 306 : PIXEL PORTION
 302, 303 : INPUT WIRINGS
 304 : SCANNING SIGNAL DRIVING CIRCUIT
 305 : IMAGE SIGNAL DRIVING CIRCUIT
 731 : FPC
 732, 733 : IC CHIP
 734 : external I/O terminal
 204 : PIXEL TFT
 148 : GATE WIRINGS
 154 : SOURCE WIRINGS
 161 : PIXEL ELECTRODE
 205 : STORAGE CAPACITOR
 602 : OPPOSING SUBSTRATE




FIG. 13




FIG. 14




FIG. 15(A)




FIG. 15(B)




FIG. 15(C)

FIG. 16(A)




FIG. 16(B)





FIG. 16(C)






FIG. 17(A)




FIG. 17(D)




FIG. 17(B)




FIG. 17(E)




FIG. 17(C)




FIG. 17(F)




FIG. 18




FIG. 19(A)




FIG. 19(B)




FIG. 20(A)

FIG. 20(B)





FIG. 21



- 11: PIXEL PORTION
- 12: X DIRECTION PERIPHERAL DRIVER CIRCUIT
- 13: Y DIRECTION PERIPHERAL DRIVER CIRCUIT
- 14: SWITCHING TFT
- 15: STORAGE CAPACITOR
- 16: CURRENT CONTROLLING TFT
- 17: ORGANIC EL ELEMENT
- 18A, 18B: X-DIRECTION SIGNAL LINES
- 19A, 19B: POWER SUPPLY LINES
- 20A, 20B, 20C: Y-DIRECTION SIGNAL LINES

FIG. 22




FIG. 23(A)




FIG. 23(B)




FIG. 23(C)




FIG. 23(D)




FIG. 23(E)




FIG. 23(F)





FIG. 24(C) PROJECTION DEVICE (THREE-PLATE STYLE)




FIG. 24(D) OPTICAL LIGHT SOURCE SYSTEM










FIG.25








FIG. 28(A) TENSILE STRESS




FIG. 28(B) COMPRESSIVE STRESS






FIG. 29






FIG. 32